STM32G030K6T6

Mainstream Value-Line Arm Cortex-M0+ MCU with 32 Kbytes of Flash memory, 8 Kbytes RAM, 64 MHz CPU, 2x USART, timers, ADC, comm. I/F, 2-3.6V

Parameters

Supply Voltage Min Volt	2.0
Supply Voltage Max Volt	3.6
Operating Temp Min Celsius	-40.0
Operating Temp Max Celsius	85.0
Core	Arm Cortex-M0+
ECCN US	3A991.a.2
ECCN EU	NEC
Packing Type	Tray
RoHs compliant	Ecopack2
Grade	Industrial
Package Name	LQFP 32 7x7x1.4 mm

Description

The STM32G030x6/x8 mainstream microcontrollers are based on high-performance Arm® Cortex®-M0+ 32-bit RISC core operating at up to 64 MHz frequency. Offering a high level of integration, they are suitable for a wide range of applications in consumer, industrial and appliance domains and ready for...
Read More

Key features

Key features
Core: Arm^® 32-bit Cortex^®-M0+ CPU, frequency up to 64 MHz -40°C to 85°C operating temperature Memories Up to 64 Kbytes of Flash memory with protection 8 Kbytes of SRAM with HW parity check CRC calculation unit Reset and power management Voltage range: 2.0 V to 3.6 V Power-on/Power-down reset (POR/PDR) Low-power modes:Sleep, Stop, Standby V_BAT supply for RTC and backup registers Clock management 4 to 48 MHz crystal oscillator 32 kHz crystal oscillator with calibration Internal 16 MHz RC with PLL option Internal 32 kHz RC oscillator (±5 %) Up to 44 fast I/Os All mappable on external interrupt vectors Multiple 5 V-tolerant I/Os 5-channel DMA controller with flexible mapping 12-bit, 0.4 µs ADC (up to 16 ext. channels) Up to 16-bit with hardware oversampling Conversion range: 0 to 3.6V 8 timers: 16-bit for advanced motor control, four 16-bit general-purpose, two watchdogs, SysTick timer Calendar RTC with alarm and periodic wakeup from Stop/Standby Communication interfaces Two I²C-bus interfaces supporting Fast-mode Plus (1 Mbit/s) with extra current sink, one supporting SMBus/PMBus and wakeup from Stop mode Two USARTs with master/slave synchronous SPI; one supporting ISO7816 interface, LIN, IrDA capability, auto baud rate detection and wakeup feature Two SPIs (32 Mbit/s) with 4- to 16-bit programmable bitframe, one multiplexed with I²S interface Development support: serial wire debug (SWD) All packages ECOPACK2 compliant

In stock

Quantity	$ per unit	Savings
1-9	$1.81	0%
10-99	$1.00	45%
100-249	$0.87	52%
250-1499	$0.80	56%
1500-10000	$0.76	58%
10000 +	Contact sales

$1.81

Parameters

Supply Voltage Min Volt	2.0
Supply Voltage Max Volt	3.6
Operating Temp Min Celsius	-40.0
Operating Temp Max Celsius	85.0
Core	Arm Cortex-M0+
ECCN US	3A991.a.2
ECCN EU	NEC
Packing Type	Tray
RoHs compliant	Ecopack2
Grade	Industrial
Package Name	LQFP 32 7x7x1.4 mm

Description

Key features

Key features
Core: Arm^® 32-bit Cortex^®-M0+ CPU, frequency up to 64 MHz -40°C to 85°C operating temperature Memories Up to 64 Kbytes of Flash memory with protection 8 Kbytes of SRAM with HW parity check CRC calculation unit Reset and power management Voltage range: 2.0 V to 3.6 V Power-on/Power-down reset (POR/PDR) Low-power modes:Sleep, Stop, Standby V_BAT supply for RTC and backup registers Clock management 4 to 48 MHz crystal oscillator 32 kHz crystal oscillator with calibration Internal 16 MHz RC with PLL option Internal 32 kHz RC oscillator (±5 %) Up to 44 fast I/Os All mappable on external interrupt vectors Multiple 5 V-tolerant I/Os 5-channel DMA controller with flexible mapping 12-bit, 0.4 µs ADC (up to 16 ext. channels) Up to 16-bit with hardware oversampling Conversion range: 0 to 3.6V 8 timers: 16-bit for advanced motor control, four 16-bit general-purpose, two watchdogs, SysTick timer Calendar RTC with alarm and periodic wakeup from Stop/Standby Communication interfaces Two I²C-bus interfaces supporting Fast-mode Plus (1 Mbit/s) with extra current sink, one supporting SMBus/PMBus and wakeup from Stop mode Two USARTs with master/slave synchronous SPI; one supporting ISO7816 interface, LIN, IrDA capability, auto baud rate detection and wakeup feature Two SPIs (32 Mbit/s) with 4- to 16-bit programmable bitframe, one multiplexed with I²S interface Development support: serial wire debug (SWD) All packages ECOPACK2 compliant