Currency
USD
  • Language
    English
    • Default welcome msg!
    • Help/FAQ
    • Compare ()
    • Login
    • Create an Account
    Toggle Nav
    Cart 0
    Search
    Advanced Search
    Menu
    Account
    Settings
  • Language
    English
    • Currency
    USD
    main product photo
    Loading...

    SPC582B54E3L000X

    Active

    32-bit Power Architecture MCU for Automotive General Purpose Applications - Chorus family
    Learn More about SPC582B54E3L000X

    Quantity $ per Unit Savings
    1 - 9$13.170%
    10 - 24$11.9210%
    25 - 99$11.3614%
    100 - 249$9.8625%
    250 - 499$9.4228%
    500$8.5835%
    500 + Contact Sales
    Save to My List Compare
    Out of stock
    $13.17
    Notify me
    Parameter NameParameter Value
    Supply Voltage Min Volt3.0
    Supply Voltage Max Volt5.5
    Operating Temp Min Celsius-40.0
    Operating Temp Max Celsius125.0
    Coree200z2
    ECCN US5A991B4A
    ECCN EUNEC
    Packing TypeTape And Reel
    ROHS Compliance GradeEcopack2
    GradeAutomotive Safety
    Package NameTQFP 100 14x14x1.0
    Key features
    • AEC-Q100 qualified
    • High performance e200z2 single core
      • 32-bit Power Architecture technology CPU
      • Core frequency as high as 80 MHz
      • Variable Length Encoding (VLE)
      • Floating Point, End-to-End Error Correction
    • 1088 KB (1024 KB code flash + 64 KB data flash) on-chip flash memory: supports read during program and erase operations, and multiple blocks allowing EEPROM emulation
    • 96 KB on-chip general-purpose SRAM
    • Multi-channel direct memory access controller (eDMA) with 16 channels
    • 1 interrupt controller (INTC)
    • Comprehensive new generation ASIL-B safety concept
      • ASIL-B of ISO 26262
      • FCCU for collection and reaction to failure notifications
      • Memory Error Management Unit (MEMU) for collection and reporting of error events in memories
      • Cyclic redundancy check (CRC) unit
      • End-to-end Error Correction Code (e2eECC) logic
    • Crossbar switch architecture for concurrent access to peripherals, Flash, or RAM from multiple bus masters with end-to-end ECC
    • Body cross triggering unit (BCTU)
      • Triggers ADC conversions from any eMIOS channel
      • Triggers ADC conversions from up to 2 dedicated PIT_RTIs
      • 1 event configuration register dedicated to each timer event allows to define the corresponding ADC channel
      • Synchronization with ADC to avoid collision
    • 1 enhanced 12-bit SAR analog-to-digital converters
      • Up to 27 channels
      • enhanced diagnosis feature
    • Communication interfaces
      • 6 LINFlexD modules
      • 4 deserial serial peripheral interface (DSPI) modules
      • 7 MCAN interfaces with advanced shared memory scheme and ISO CAN FD support
    • Dual phase-locked loops with stable clock domain for peripherals and FM modulation domain for computational shell
    • Nexus Class 3 debug and trace interface
    • Boot assist Flash (BAF) supports factory progr
    My List
    Last Added Items
    1. Add to Cart
      Remove This Item
    Go to Wish List
    You have no items in your My List.