Currency
USD
  • Language
    English
    • Toggle Nav
    Cart 0
    Search
    Advanced Search
    Menu
    Account
    Settings
  • Language
    English
    • Currency
    USD
    SPC582B60E3MH00X

    SPC582B60E3MH00X

    main product photo

    SPC582B60E3MH00Y

    Active

    32-bit Power Architecture MCU for Automotive General Purpose Applications - Chorus family
    Learn More about SPC582B60E3MH00Y

    Quantity $ per Unit Savings
    1 - 500$15.240%
    500 + Contact Sales
    Save to My List Compare
    Out of stock
    $15.24
    Notify me
    Parameter NameParameter Value
    Supply Voltage Min Volt3.0
    Supply Voltage Max Volt5.5
    Operating Temp Min Celsius-40.0
    Operating Temp Max Celsius125.0
    Coree200z2
    ECCN US5A991.b.4.a
    ECCN EUNEC
    Packing TypeTray
    RoHs compliantEcopack2
    GradeAutomotive Safety
    Package NameTQFP 100 14x14x1.0

    The SPC582Bx microcontroller is the entry member of a new family of devices superseding the SPC560Bx family.


    SPC582Bx is built on the legacy of the SPC5x products, while introducing new features to answer the future requirements like the ASIL-B classification, high number of ISO CAN-FD channels, and provide significant power and performance improvement (MIPS per mW).

    Key features
    • AEC-Q100 qualified
    • High performance e200z2 single core
      • 32-bit Power Architecture technology CPU
      • Core frequency as high as 80 MHz
      • Variable Length Encoding (VLE)
      • Floating Point, End-to-End Error Correction
    • 1088 KB (1024 KB code flash + 64 KB data flash) on-chip flash memory: supports read during program and erase operations, and multiple blocks allowing EEPROM emulation
    • 96 KB on-chip general-purpose SRAM
    • Multi-channel direct memory access controller (eDMA) with 16 channels
    • 1 interrupt controller (INTC)
    • Comprehensive new generation ASIL-B safety concept
      • ASIL-B of ISO 26262
      • FCCU for collection and reaction to failure notifications
      • Memory Error Management Unit (MEMU) for collection and reporting of error events in memories
      • Cyclic redundancy check (CRC) unit
      • End-to-end Error Correction Code (e2eECC) logic
    • Crossbar switch architecture for concurrent access to peripherals, Flash, or RAM from multiple bus masters with end-to-end ECC
    • Body cross triggering unit (BCTU)
      • Triggers ADC conversions from any eMIOS channel
      • Triggers ADC conversions from up to 2 dedicated PIT_RTIs
      • 1 event configuration register dedicated to each timer event allows to define the corresponding ADC channel
      • Synchronization with ADC to avoid collision
    • 1 enhanced 12-bit SAR analog-to-digital converters
      • Up to 27 channels
      • enhanced diagnosis feature
    • Communication interfaces
      • 6 LINFlexD modules
      • 4 deserial serial peripheral interface (DSPI) modules
      • 7 MCAN interfaces with advanced shared memory scheme and ISO CAN FD support
    • Dual phase-locked loops with stable clock domain for peripherals and FM modulation domain for computational shell
    • Nexus Class 3 debug and trace interface
    • Boot assist Flash (BAF) supports factory progr