STM32F429ZIY6TR

High-performance advanced line, Arm Cortex-M4 core with DSP and FPU, 2 Mbytes of Flash memory, 180 MHz CPU, ART Accelerator, Chrom-ARTAccelerator, FMC with SDRAM, TFT

Parameters

Supply Voltage Min Volt	1.8
Supply Voltage Max Volt	3.6
Operating Temp Min Celsius	-40.0
Operating Temp Max Celsius	85.0
Core	Arm Cortex-M4
ECCN US	3A991.a.2
ECCN EU	NEC
Packing Type	Tape And Reel
RoHs compliant	Ecopack2
Grade	Industrial
Package Name	WLCSP 143 5.6x4.6x0.6 P 0.4 mm

Description

The STM32F427xx and STM32F429xx devices are based on the high-performance Arm® Cortex®-M4 32-bit RISC core operating at a frequency of up to 180 MHz. The Cortex®-M4 core features a floating-point unit (FPU) single precision, which supports all Arm® single-precision data-processing instructions...
Read More

Key features

Key features
Includes ST state-of-the-art patented technology. Core: Arm^® 32-bit Cortex^®-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator™) allowing 0-wait state execution from flash memory, frequency up to 180 MHz, MPU, 225 DMIPS/1.25 DMIPS/MHz (Dhrystone 2.1), and DSP instructions Memories 512 bytes of OTP memory Up to 2 MB of flash memory organized into two banks allowing read-while-write Up to 256+4 KB of SRAM including 64 KB of CCM (core coupled memory) data RAM Flexible external memory controller with up to 32-bit data bus: SRAM, PSRAM, SDRAM/LPSDR SDRAM, compact flash/NOR/NAND memories LCD parallel interface, 8080/6800 modes LCD-TFT controller with fully programmable resolution (total width up to 4096 pixels, total height up to 2048 lines and pixel clock up to 83 MHz) Chrom-ART Accelerator™ for enhanced graphic content creation (DMA2D) Clock, reset, and supply management 1.7 V to 3.6 V application supply and I/Os POR, PDR, PVD, and BOR 4-to-26 MHz crystal oscillator Internal 16 MHz factory-trimmed RC (1% accuracy) 32 kHz oscillator for RTC with calibration Internal 32 kHz RC with calibration Sleep, Stop, and Standby modes V_BAT supply for RTC, 20×32-bit backup registers + optional 4 KB backup SRAM 3×12-bit, 2.4 MSPS ADC: up to 24 channels and 7.2 MSPS in triple interleaved mode 2×12-bit D/A converters General-purpose DMA: 16-stream DMA controller with FIFOs and burst support Up to 17 timers: up to twelve 16-bit and two 32- Debug mode SWD & JTAG interfaces Cortex^®-M4 Trace Macrocell™ Up to 168 I/O ports with interrupt capability Up to 164 fast I/Os up to 90 MHz Up to 166 5 V-tolerant I/Os Up to 21 communication interfaces Up to 3 × I²C interfaces (SMBus/PMBus) Up to four USARTs/4 UARTs (11.25 Mbit/s, ISO7816 interface, LIN, IrDA, modem control) Up to 6 SPIs (45 Mbit/s), 2 with muxed full-duplex I²S for audio class accuracy via internal audio PLL or external clock 1 x SAI (serial audio interface) 2 × CAN (2.0B active) and SDIO interface Advanced connectivity USB 2.0 full-speed device/host/OTG controller with on-chip PHY USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip full-speed PHY and ULPI 10/100 Ethernet MAC with dedicated DMA: supports IEEE 1588v2 hardware, MII/RMII 8- to 14-bit parallel camera interface up to 54 Mbytes/s True random number generator CRC calculation unit RTC: subsecond accuracy, hardware calendar 96-bit unique ID. ECOPACK2 compliant packages.

In stock

Quantity	$ per unit	Savings
1-9	$12.68	0%
10-24	$9.98	21%
25-99	$9.30	27%
100-249	$8.57	32%
250-499	$8.21	35%
500-10000	$8.00	37%
10000 +	Contact sales

$12.68

Parameters

Supply Voltage Min Volt	1.8
Supply Voltage Max Volt	3.6
Operating Temp Min Celsius	-40.0
Operating Temp Max Celsius	85.0
Core	Arm Cortex-M4
ECCN US	3A991.a.2
ECCN EU	NEC
Packing Type	Tape And Reel
RoHs compliant	Ecopack2
Grade	Industrial
Package Name	WLCSP 143 5.6x4.6x0.6 P 0.4 mm

Description

Key features

Key features
Includes ST state-of-the-art patented technology. Core: Arm^® 32-bit Cortex^®-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator™) allowing 0-wait state execution from flash memory, frequency up to 180 MHz, MPU, 225 DMIPS/1.25 DMIPS/MHz (Dhrystone 2.1), and DSP instructions Memories 512 bytes of OTP memory Up to 2 MB of flash memory organized into two banks allowing read-while-write Up to 256+4 KB of SRAM including 64 KB of CCM (core coupled memory) data RAM Flexible external memory controller with up to 32-bit data bus: SRAM, PSRAM, SDRAM/LPSDR SDRAM, compact flash/NOR/NAND memories LCD parallel interface, 8080/6800 modes LCD-TFT controller with fully programmable resolution (total width up to 4096 pixels, total height up to 2048 lines and pixel clock up to 83 MHz) Chrom-ART Accelerator™ for enhanced graphic content creation (DMA2D) Clock, reset, and supply management 1.7 V to 3.6 V application supply and I/Os POR, PDR, PVD, and BOR 4-to-26 MHz crystal oscillator Internal 16 MHz factory-trimmed RC (1% accuracy) 32 kHz oscillator for RTC with calibration Internal 32 kHz RC with calibration Sleep, Stop, and Standby modes V_BAT supply for RTC, 20×32-bit backup registers + optional 4 KB backup SRAM 3×12-bit, 2.4 MSPS ADC: up to 24 channels and 7.2 MSPS in triple interleaved mode 2×12-bit D/A converters General-purpose DMA: 16-stream DMA controller with FIFOs and burst support Up to 17 timers: up to twelve 16-bit and two 32- Debug mode SWD & JTAG interfaces Cortex^®-M4 Trace Macrocell™ Up to 168 I/O ports with interrupt capability Up to 164 fast I/Os up to 90 MHz Up to 166 5 V-tolerant I/Os Up to 21 communication interfaces Up to 3 × I²C interfaces (SMBus/PMBus) Up to four USARTs/4 UARTs (11.25 Mbit/s, ISO7816 interface, LIN, IrDA, modem control) Up to 6 SPIs (45 Mbit/s), 2 with muxed full-duplex I²S for audio class accuracy via internal audio PLL or external clock 1 x SAI (serial audio interface) 2 × CAN (2.0B active) and SDIO interface Advanced connectivity USB 2.0 full-speed device/host/OTG controller with on-chip PHY USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip full-speed PHY and ULPI 10/100 Ethernet MAC with dedicated DMA: supports IEEE 1588v2 hardware, MII/RMII 8- to 14-bit parallel camera interface up to 54 Mbytes/s True random number generator CRC calculation unit RTC: subsecond accuracy, hardware calendar 96-bit unique ID. ECOPACK2 compliant packages.