STM32L552QCI6Q

Active

Ultra-low-power with FPU Arm Cortex-M33 with Trust Zone, MCU 110 MHz with 256 kbytes of Flash memory

Quantity $ per Unit Savings
1 - 9$9.740%
10 - 24$8.8110%
25 - 99$8.4114%
100 - 249$7.3025%
250 - 499$6.9728%
500$6.3535%
Contact Sales
Out of stock
$9.74
Parameter NameParameter Value
Supply Voltage Min Volt1.71
Supply Voltage Max Volt3.6
Operating Temp Min Celsius-40.0
Operating Temp Max Celsius85.0
CoreArm Cortex-M33
ECCN US3A991A2
ECCN EUNEC
Packing TypeTray
ROHS Compliance GradeEcopack2
GradeIndustrial
Package NameUFBGA 132 7x7x0.6 P 0.5 mm
Key features
  • Ultra-low-power with FlexPowerControl
    • 1.71 V to 3.6 V power supply
    • -40 °C to 85/125 °C temperature range
    • Batch acquisition mode (BAM)
    • 187 nA in VBAT mode: supply for RTC and 32x32-bit backup registers
    • 17 nA Shutdown mode (5 wakeup pins)
    • 108 nA Standby mode (5 wakeup pins)
    • 222 nA Standby mode with RTC
    • 3.16 μA Stop 2 with RTC
    • 106 μA/MHz Run mode (LDO mode)
    • 62 μA/MHz Run mode @ 3 V (SMPS step-down converter mode)
    • 5 µs wakeup from Stop mode
    • Brownout reset (BOR) in all modes except Shutdown
  • Core
    • Arm® 32-bit Cortex®-M33 CPU with TrustZone® and FPU
  • ART Accelerator
    • 8-Kbyte instruction cache allowing 0-wait-state execution from Flash memory and external memories; frequency up to 110 MHz, MPU, 165 DMIPS and DSP instructions
  • Performance benckmark
    • 1.5 DMIPS/MHz (Drystone 2.1)
    • 442 CoreMark® (4.02 CoreMark®/MHz)
  • Energy benchmark
    • 370 ULPMark-CP® score
    • 54 ULPMark-PP® score
    • 27400 SecureMark-TLS® score
  • Memories
    • Up to 512-Kbyte Flash, two banks read-while-write
    • 256 Kbytes of SRAM including 64 Kbytes with hardware parity check
    • External memory interface supporting SRAM, PSRAM, NOR, NAND and FRAM memories
    • OCTOSPI memory interface
  • Security
    • Arm® TrustZone® and securable I/Os, memories and peripherals
    • Flexible life cycle scheme with RDP (readout protection)
    • Root of trust thanks to unique boot entry and hide p